This paper studies a projection technique based on block Krylov subspaces for the computation of reduced-order models of multi-port RLC circuits. We show that these models are always passive, yet they still match at least half as many moments as the corresponding reduced-order models based on matrix-Pad6 approximation. For RC, RL, and LC circuits, the reduced-order models obtained by projection and matrix-Pad6 approximation are identical. For general RLC circuits, we show how the projection technique can easily be incorporated into the SyMPVL algorithm to obtain passive reduced-order models, in addition to the high-accuracy matrix-Pad6 approximations that characterize SyMPVL, at essentially no extra computational costs. Connections between SyMPVL and the recently proposed reduced-order modeling algorithm PRIMA are also discussed. Numerical results for interconnect simulation problems are reported.
Introduction
Electronic circuits often contain large linear subnetworks of passive components. Such subnetworks may represent interconnect automatically extracted from layout as large RLC networks, models of IC packages, or models of wireless propagation channels. Often these subnetworks are so large that they need to be replaced by much smaller reduced-order models, before any numerical simulation becomes feasible. Ideally, these models would produce a good approximation of the input-output behavior of the original subnetwork, at least in a limited domain of interest, e.g., a frequency range.
In recent years, reduced-order modeling techniques based on Pad6 approximation have been recognized to be powerful tools for various circuit simulation tasks. The first such technique was asymptotic waveform evaluation (AWE) [18], which uses explicit moment matching. More recently, the attention has moved to reduced-order models generated by means of Krylov-subspace algorithms, which avoids the typical numerical instabilities of explicit moment matching.
PVL [7] and its multi-port version MPVL [8] use variants of the Lanczos process [15]
to stably compute reducedorder models that represent Pad6 or matrix-Pad6 approximations [5] of the circuit transfer function. SyPVL I121 and its multi-port version SyMPVL [9, 13, 141 are versions of PVL and MPVL, respectively, that are tailored to RLC circuits. By exploiting the symmetry of RLC transfer funcPermission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. DAC 99, New Orleans, Louisiana 01999 ACM 1-581 13-092-9/99/0006..$5.00 tions, the computational costs of SyPVL and SyMPVL are only half of those of general PVL and MPVL. The Arnoldi process [3] is another popular Krylov-subspace algorithm. Arnoldi-based reduced-order model techniques were recently proposed in [19, 16, 6, 171. These models are not defined by Pad6 approximation, and as a result, in general, they are not as accurate as a Pad6-based model of the same size. In fact, Arnoldi-based models are known to match only half as many moments as see [19, 16, 171 .
In many applications, in particular those related to VLSI interconnect, the reduced-order model is used as a substitute for the full-blown original model in higher-level simulations. In such applications, it is very important for the reducedorder model to maintain the passivity properties of the original circuit. In [13, 14, 41, it is shown that SyMPVL is passive for RC, RL, and LC circuits. However, the Pad6-based reduced-order model that characterizes SyMPVL cannot be guaranteed to be passive for general RLC circuits. On the other hand, in [16,17], it was proved that the Arnoldi-based reduction technique PRIMA produces passive reduced-order for general RLC circuits. PRIMA employs a block version of the Arnoldi process and then obtains reduced-order models by projecting the matrices defining the RLC transfer function onto the Arnoldi basis vectors.
In this paper, motivated by PRIMA, we introduce a general projection technique for computing reduced-order models based on block Krylov subspaces. We show that the resulting reduced-order models only depend on the underlying block Krylov subspaces, but not on the particular choice of basis vectors for these subspaces. We prove that, for RLC circuits, the reduced-order models are always passive, yet they still match at least half as many moments as the corresponding reduced-order models based on matrix-Pad6 approximation. We also show that for the special cases of RC, RL, .and LC circuits, the reduced-order models obtained by projection and by matrix-Pad6 approximation are identical. For general RLC circuits, the projection technique can easily be incorporated into the SyMPVL algorithm to obtain passive reduced-order models, in addition to the high-accuracy matrix-Pad6 approximations that characterize SyMPVL.
2
The connectivity of a circuit can be captured using a directional graph. The nodes of the graph correspond to the nodes of the circuit, and the edges of the graph correspond to each of the circuit elements. An arbitrary direction is assigned to graph edges, so one can distinguish between the source and destination nodes. The adjacency matrix, A, of the directional graph describes the connectivity of a circuit. Each row of A corresponds to a graph edge and, therefore, to a circuit element. Each column of A corresponds to a graph
Formulation of RLC Circuit Equations
or circuit node. The column corresponding to the datum (ground) node of the circuit is omitted in order to remove redundancy. By convention, a row of A contains +1 in the column corresponding to the source node, -1 in the column corresponding to the destination node, and 0 everywhere else. Kirchhoff's laws, which depend only on connectivity, can be expressed in terms of A as follows:
(1) KCL:
Here, the vectors i b and vb contain the branch currents and voltages, respectively, and v, the non-datum node voltages.
We are interested in analyzing RLC circuits, and for simplicity, we assume that the circuit is excited just by current sources. In this case, A, vb, and ib can be partitioned according to circuit-element types as follows:
Here, the subscripts i, 9, c, and 1 stand for branches containing current sources, resistors, capacitors, and inductors, respectively. The set of circuit equations is completed by adding the so-called branch constitutive relationships (BCR's), which describe the physical behavior of the circuit elements. In the case of RLC circuits, the BCR's are as follows:
Here, It(t) is the vector of current-source values, 6 and C are diagonal matrices whose diagonal entries are the conductance and capacitance values of each element. Clearly, these values are positive for any physical circuit. The matrix C is also diagonal in the absence of inductive coupling. Inductive coupling introduces off-diagonal terms in the inductance matrix, but L remains symmetric and positive semi-definite.
The modified nodal formulation (MNA) of the circuit equations is obtained by combining equations (1) with (2), and eliminating as many current unknowns as possible. For RLC circuits, only inductor currents are left as unknowns.
The resulting MNA equations are
Ai
Here, G and C are real symmetric N x N matrices, and B is a real N x m matrix. Note that G and C are symmetric, but indefinite for general RLC circuits.
We view the RLC circuit as an m-terminal component, and next, we determine its network functions. Since we allowed only current sources, it is natural to determine the matrix Z(s) of Z-parameters. By applying the Laplace transform to (3) and assuming zero initial conditions, we obtain
Here, X, I,(s), and Vi represent the Laplace transforms of the unknown vector x, the excitation current It(t), and the vector of voltages across the excitation sources, respectively.
We remark that for the important special cases of RC and RL circuits, the matrices G and C in (3) are positive semidefinite. For LC circuits, the formulation can be modified such that
where again G and C are positive semi-definite. reformulation of Z. Let J be the block matrix For general RLC circuits, we will also use the following where I denotes the identity matrix and the sizes of the blocks in (6) are the same as in the partitioning of G and C in (3). Note that, by (3) and (6), we have B = J B . Using this relation, we can rewrite the formula (5) as follows:
By (3) and (6), the matrices J G and J C are of the form
In this formulation, the matrix J G is no longer symmetric, however, the matrix J C is symmetric positive semi-definite.
Reduced-Order Models via Projection
In this section, we consider general m-input p-output transfer functions of the form
where the matrices G and C are N x N , B is N x m, and L is N x p. We assume that G + s C is a regular matrix pencil, i.e., the matrix G + s C is singular only for finitely many values of s E C. Clearly, RLC transfer functions of the form (5) are a special case of (9) with L = B.
Block Krylov Subspaces
Let SO E that the matrix G + SOC is nonsingular. rewrite (9) as follows:
be an arbitrarily chosen expansion point such
We can then
where
We will use block Krylov subspaces induced by the matrices A and R in (10) to generate reduced-order models for (9). Proof. By (lo), we have
Thus both matrix triplets result in the same matrices A and R and the associated block Krylov subspaces are identical. 0
In the following, we always assume that 1 5 q 5 qmax is arbitrary, and we set
Note that, by (12), n 5 m . q with n = m . q if no deflation has occurred. For n in (13), the n-th block Krylov subspace is given by
Reduced-Order Models
By projecting the matrices G, C, B, L onto K,(A,R), one obtains a reduced-order model, Z,, of the transfer function (9). To this end, we choose any set of basis vectors,
that span the n-th block Krylov subspace K,(A,R) in (14). Setting the reduced-order model Zn of (9) is then given by
where G, = Vlf GVn, Cn = VIf CVn,
While Z, is defined via the basis vectors (15), it turns out that Z, does not depend on the choice of the basis vectors. 
Theorem 1 T h e reduced-order transfer function
--- 
Passivity
We now return to the RLC transfer functions Z described in Section 2. Recall that Z is defined by (5) with G, C, B given by (3), and that (7) is an equivalent representation of Z. From now on, we assume that SO E IW .
It is well known (see, e.g., [2, 201) that Z is passive if, and only if, the following three conditions are satisfied: (i) Z(s) has no poles in @+ = { s E @ 1 R e s > 0);
(iii) Re (x" Z(s) x) 1 0 for all s E @+ and x E cc".
In particular, RLC transfer functions Z are passive. Next, we show that the reduced-order transfer function Z, obtained by projecting Z onto the n-th block Krylov subspace IC,(A, R) inherits the passivity of Z. Here, the projection is done based on the representation (7) of Z. Let V, be the matrix of basis vectors as defined in (16). Applying the projection procedure (17) to the representation (7) of Z, we obtain the reduced-order transfer function Proof. We need to show that Z, satisfies the conditions (i), (ii), and (iii) for passivity given above.
Condition (ii) 
Two Reduced-Order Models
Let n be given by (13), with 1 5 q 5 qma,. After n steps of the Lanczos-type algorithm, SyMPVL produces an n-th matrix-Pad6 approximant, ZLpade), to Z, given by
(30)
In [lo, 141, it was shown that Zipad') matches the first 2q moments of Z about the expansion point SO, i.e., Z~p8d"(s) = Z(s) + 0 ((s -so)2') .
,-.
. I
The model given by ZLpad') is passive for RC, RL, and LC circuits (see [13, 14, 4]), however, for RLC circuits, it is not passive in general. On the other hand, by applying the projection process described in Section 3, one can easily use the SyMPVL basis matrix V, t o generate an additional
We now assume that the matrix Gn + s Cn is nonsingular.
Furthermore, let x E e be arbitrary, and set
Using (22), (24), and (25), it is straightforward to verify that
The inequality (26) holds for all x E cc" and all s E @+ for which G, + s C, is nonsingular. However, using (26) and a standard continuity argument, one can show that there exist no points s E & for which G, + s C, is singular; see [ll].
Therefore, (26) hold for all s E G , and this concludes the proof of (iii). It remains to verify condition (i). By (22), if s is a pole of Z,, then the matrix G , + s C, is necessarily singular.
However, as we just stated, this cannot occur for s E @+, and thus Z, cannot have poles in &. 0
Re (x" Z,(s)x) = Re (yH (G, + sC,)"y) 2 0.
5 Reduced-Order Models generated from SyMPVL reduced-&der model Z, that is passive for general RLC circuits. Indeed, we simply generate Z, using the formula (22), where V, denotes the SyMPVL basis matrix. Recall that the matrices J G and J C in (22) are given by (8). By Theorem 3, the resulting reduced-order model Z, is passive, and by Theorem 2, it still matches the f i s t q moments of Z, i.e.,
Z n ( s ) = Z(S) + 0 ((s -SO)').
Finally, by Theorem 1, Z, does not depend on the actual choice of the basis vectors for K,(A,R). Assuming that no deflation is necessary, PRIMA [16, 17) employs a block Arnoldi process to generate basis vectors for K,(A, R), and then uses the projection process described in Section 3 to obtain a reduced-order model. By Theorem 1, the PRIMA reduced-order model and the additional SyMPVL reducedorder model Z, are identical.
SyMPVL is applied to the "symmetric" representation (5) of the RLC transfer function Z. Recall that the matrices G and C in (5) are symmetric. SyMPVL exploits this symmetry by using a symmetric Lanczos-type algorithm to generate basis vectors (15) for the n-th block Krylov subspace IC,(A,R).
5-2
For RC and RL circuits, the matrices G and C are symmetric positive semi-definite, and as a result, J = I in (22).
By ( one readily verifies that (22) and (30) define the same function. Therefore, for RC and RL circuits, the models Z, and Zipad') are identical. In particular, this shows that PRIMA applied to RC circuits actually generates models that match 2q moments, and not only q as stated in (171. Finally, for LC circuits, one can show similarly that Z, and Zipad') are identical.
SyMPVL vs. PRIMA
For general RLC circuits, SyMPVL has the big advantage that it generates both the Pad6-based reduced-order model Z~pad", which in terms of moment matching has maximal possible accuracy, and the passive reduced-order model 2 , defined by projection. On the other hand, running PRIMA for the same number of steps only gives Z,. Furthermore, n steps of SyMPVL are always computationally less expensive than n steps of PRIMA. The Lanczos-type algorithm used in SyMPVL is also more general than the block Arnoldi process in PRIMA, in that it allows for deflation of linearly dependent vectors, see [l, 141, while in PRIMA, it is simply assumed that deflation would never occur. There are two reasons for the computational savings of SyMPVL over PRIMA. First, SyMPVL requires the computation of a factorization of the symmetric matrix G + SO C . This is only half as expensive as computing a factorization of the nonsymmetric matrix J G+so J C , which is required in PRIMA.
Second, the length of the recurrences used to generate the Lanczos vectors in SyMPVL is at most 2m+l, while the length of the Arnoldi recurrences in PRIMA grows with the number n of basis vectors. As a result, the number of vector operations is less in SyMPVL than in PRIMA. Even if the Lanczos-type process in SyMPVL is run with full reorthogonalization to eliminate possible convergence delay due to loss of orthogonality, the number of vector operations in SyMPVL is never higher than in PRIMA. For RC, RL, and LC circuits, SyMPVL has the advantage that it directly generates the representation (30) of the reduced-order model Zkpad6) = Z,. This saves the explicit computation of the projected matrices (22) that is required in PRIMA. Note that (22) involves n matrix-vector products with G and n matrix-vector products with C . 
Two Circuit Examples
The first example is a 64-pin package model used for an RF integrated circuit. Only eight of the package pins carry signal, the rest being either unused or carrying supply voltages. The package is characterized as a 16-port component (8 exterior and 8 interior terminals). The package model is described by approximatively 4000 circuit elements, resistors, capacitors, inductors, and inductive couplings. In [13] , SyMPVL was used to compute a Pad6-based reduced-order model of the package, and it was found that the model Z r 6 ) of order n = 80 is sufficient to match the transferfunction components of interest. However, due to a few poles in q , Zgad') is not passive. In order to obtain a passive model, we ran SyMPVL again on the package, and this time, also generated the projected reduced-order model Z,. The expansion point SO = 5~ x lo9 was used. Since Z, is less accurate than ZLpad'), one now has to go to order n = 112 to obtain a reduced-order model that matches the transfer-function components of interest. Figures 1 and 2 show the voltage-to-voltage transfer function between the external terminal of pin no. 1 and the internal terminals of the same pin and the neighboring pin no. 2, respectively. The plots show results with the projected model and the Pad6 model, both of order n = 112, compared with an exact analysis. In Figure 3 , we compare the relative error of the projected model 2112 and the Pad6 model Z(,E") of the-same size. Clearly, the Pad6 model is more accurate. In Figure 4 , we show the 21,11 component of the reducedorder model obtained with deflation and without deflation, compared to the exact transfer function. Clearly, deflation leads to a significantly smaller reduced-order model that is as accurate as the bigger one generated without deflation.
Concluding Remarks
The results in this paper show that passive reduced-order models of RLC multi-ports can be obtained via a general projection technique based on block Krylov subspaces. The resulting models are independent of the particular choice of basis vectors for the block Krylov subspaces, and thus they can be obtained via any algorithm that generates basis vectors for these subspaces. In particular, the projection technique can easily be incorporated into the SyMPVL algorithm to obtain guaranteed passive reduced-order models, in addition to the high-accuracy Pad6-based reduced-order models, which may not be passive for general RLC circuits.
